teroshdl/test/examples/verilog/example_7.json

Backend for terosHDL IDE

{
  "libraries": [],
  "entity": {
    "name": "behav_counter",
    "description": ""
  },
  "generics": [],
  "ports": [
    {
      "name": "d",
      "direction": "input",
      "type": "[7:0]",
      "default_value": "",
      "description": "input 1 comment",
      "start_line": 7,
      "group": ""
    },
    {
      "name": "clk",
      "direction": "input",
      "type": "",
      "default_value": "",
      "description": "input 2 comment",
      "start_line": 8,
      "group": ""
    },
    {
      "name": "clear",
      "direction": "input",
      "type": "",
      "default_value": "",
      "description": "input 3 comment",
      "start_line": 9,
      "group": ""
    },
    {
      "name": "load",
      "direction": "input",
      "type": "",
      "default_value": "",
      "description": "",
      "start_line": 10,
      "group": ""
    },
    {
      "name": "up_down",
      "direction": "input",
      "type": "",
      "default_value": "",
      "description": "",
      "start_line": 11,
      "group": ""
    },
    {
      "name": "qd",
      "direction": "output",
      "type": "[7:0]",
      "default_value": "",
      "description": "",
      "start_line": 12,
      "group": ""
    }
  ],
  "body": {
    "processes": [
      {
        "name": "unnamed",
        "sens_list": "@ (posedge clk)",
        "description": "",
        "start_line": 16
      }
    ],
    "instantiations": []
  },
  "declarations": {
    "types": [],
    "signals": [
      {
        "name": "cnt",
        "type": "reg     [7:0]",
        "description": "",
        "start_line": 14
      }
    ],
    "constants": [],
    "functions": []
  },
  "info": {}
}